

Field-Programmable Gate Array (16 × 9 × 9)

Signetics Programmable Logic
Product Specification

Application Specific Products • Series 28

DESCRIPTION

The PLS103 is a bipolar, fuse Programmable Gate Array. The device consists of nine AND/NAND gates which share 16 common inputs. The type of gate is selected by programming the output as active-High (H) or active-Low (L). Each of the 16 inputs $I_0 - I_{15}$ can be programmed to provide the True (H), Complement (L), or Don't Care (—) state to each of the nine AND/NAND gates. OR/NOR logic functions can also be implemented by complementing the inputs and outputs via on-chip inverting buffers.

The device is field programmable, which means that custom patterns are immediately available.

The PLS103 includes chip-enable control for output strobing and inhibit. It features 3-State outputs for ease of expansion of input variables and application in bus-organized systems.

Order codes are listed in the Ordering Information Table.


FEATURES

- Field-Programmable (Ni-Cr link)
- 16 input variables
- 9 output functions
- Chip Enable input
- I/O propagation delay: 35ns (max.)
- Power dissipation: 600mW (typ.)
- Input loading: -100µA (max.)
- 3-State outputs
- Output disable function: HI-Z
- Fully TTL compatible



APPLICATIONS

- Random logic
- Address decoders
- Code detectors
- Peripheral selectors
- Fault monitors
- Machine state decoders


FUNCTIONAL DIAGRAM



PIN CONFIGURATIONS




LOGIC FUNCTION



Field-Programmable Gate Array (16 × 9 × 9)

PLS103

FPGA LOGIC DIAGRAM



4

Field-Programmable Gate Array (16 × 9 × 9)

PLS103

ORDERING INFORMATION

DESCRIPTION	ORDER CODE
28-pin Plastic DIP 600mil-wide	PLS103N
28-pin Plastic Leaded Chip Carrier	PLS103A

THERMAL RATINGS

TEMPERATURE	
Maximum junction	150°C
Maximum ambient	75°C
Allowable thermal rise ambient to junction	75°C

ABSOLUTE MAXIMUM RATINGS¹

SYMBOL	PARAMETER	RATINGS	UNIT
V _{CC}	Supply voltage	+ 7	V _{DC}
V _{IN}	Input voltage	+ 5.5	V _{DC}
V _O	Output voltage	+ 5.5	V _{DC}
I _{IN}	Input current	± 30	mA
I _{OUT}	Output current	+ 100	mA
T _A	Operating temperature range	0 to + 75	°C
T _{STG}	Storage temperature range	-65 to + 150	°C

NOTE:

1. Stresses above those listed may cause malfunction or permanent damage to the device. This is a stress rating only. Functional operation at these or any other conditions above those indicated in the operational and programming specification of the device is not implied.

DC ELECTRICAL CHARACTERISTICS 0°C ≤ T_A ≤ +75°C, 4.75V ≤ V_{CC} ≤ 5.25V

SYMBOL	PARAMETER	TEST CONDITION	LIMITS			UNIT
			Min	Typ ²	Max	
Input voltage¹						
V _{IH}	High	V _{CC} = Max	2.0			V
V _{IL}	Low	V _{CC} = Min			0.8	V
V _{IC}	Clamp ³	V _{CC} = Min, I _{IN} = -12mA		-0.8	-1.2	V
Output voltage¹						
V _{OH}	High ⁵	V _{CC} = Min	2.4			V
V _{OL}	Low ⁴	I _{OH} = -2mA I _{OL} = 9.6mA		0.35	0.45	V
Input current						
I _{IH}	High	V _{IN} = 5.5V		< 1	25	μA
I _{IL}	Low	V _{IN} = 0.45V		-10	-100	μA
Output current						
I _{O(OFF)}	Hi-Z state	CE = High, V _{CC} = Max V _{OUT} = 5.5V		1	40	μA
I _{OS}	Short circuit ^{3,6}	V _{OUT} = 0.45V CE = Low, V _{OUT} = 0V	-15	-1	-40 -70	mA
I _{CC}	V _{CC} supply current ⁷	V _{CC} = Max		120	170	mA
Capacitance						
C _{IN}	Input	V _{CC} = 5.0V V _{IN} = 2.0V		8		pF
C _{OUT}	Output	V _{OUT} = 2.0V		15		pF

Notes on following page.

Field-Programmable Gate Array (16 × 9 × 9)

PLS103

AC ELECTRICAL CHARACTERISTICS $R_1 = 470\Omega$, $R_2 = 1k\Omega$, $C_L = 30pF$, $0^\circ C \leq T_A \leq +75^\circ C$, $4.75V \leq V_{CC} \leq 5.25V$

SYMBOL	PARAMETER	TO	FROM	LIMITS			UNIT
				Min	Typ ²	Max	
Propagation delay							
t_{PD}	Input	Output	Input		20	35	ns
t_{CE}	Chip enable	Output	Chip enable		15	30	ns
Disable time							
t_{CD}	Chip disable	Output	Chip enable		15	30	ns


NOTES:

1. All voltage values are with respect to network ground terminal.
2. All typical values are at $V_{CC} = 5V$, $T_A = +25^\circ C$.
3. Test one pin at a time.
4. Measure with a programmed logic condition for which the output under test is at a low logic level. Output sink current is supplied through a resistor to V_{CC} .
5. Measured with V_{IL} applied to \overline{CE} and a logic high at the output.
6. Duration of short circuit should not exceed 1 second.
7. I_{CC} is measured with the outputs open.


Field-Programmable Gate Array (16 × 9 × 9)

PLS103

TEST LOAD CIRCUITS



VOLTAGE WAVEFORMS




LOGIC PROGRAMMING

In a virgin device all Ni-Cr links are intact. PLS013 logic designs can be generated using Signetics' AMAZE PLD design software or one of several other commercially available, JEDEC standard PLD design software packages. Boolean and/or state equation entry is accepted.


PLS013 logic designs can also be generated using the program table entry format detailed on the following pages. This program table entry format is supported by the Signetics' AMAZE PLD design software (PTP module). AMAZE is available free of charge to qualified users.

To implement the desired logic functions, the state of each logic variable from logic equations (I, B, O, P, etc.) is assigned a symbol. The symbols for TRUE, COMPLEMENT, INACTIVE, PRESET, etc., are defined below.

OUTPUT POLARITY - (F)



"AND" ARRAY - (I), (P)



NOTES:

1. This is the initial unprogrammed state of all links.
2. Any gate G_n will be unconditionally inhibited if both the True and Complement fuses of any input (I) are left intact.

VIRGIN STATE

The PLS103 virgin device is factory shipped in an unprogrammed state, with all fuses intact, such that:

1. All P_n terms are disabled (inactive).
2. All P_n terms are active on all outputs.
3. All outputs are active-Low.

Field-Programmable Gate Array (16 × 9 × 9)

PLS103

FPGA PROGRAM TABLE

CUSTOMER NAME _____ PURCHASE ORDER # _____ SIGNETICS DEVICE # _____ TOTAL NUMBER OF PARTS _____ PROGRAM TABLE # _____	THIS PORTION TO BE COMPLETED BY SIGNETICS CF (XXXX) _____ CUSTOMER SYMBOLIZED PART # _____ DATE RECEIVED _____ COMMENTS _____
---	---

- F₀ (18) _____ = _____
- F₁ (17) _____ = _____
- F₂ (16) _____ = _____
- F₃ (15) _____ = _____
- F₄ (13) _____ = _____
- F₅ (12) _____ = _____
- F₆ (11) _____ = _____
- F₇ (10) _____ = _____
- F₈ (9) _____ = _____

4

GATE		INPUT															
POLARITY		I ₁₅	I ₁₄	I ₁₃	I ₁₂	I ₁₁	I ₁₀	I ₉	I ₈	I ₇	I ₆	I ₅	I ₄	I ₃	I ₂	I ₁	I ₀
F ₀																	
F ₁																	
F ₂																	
F ₃																	
F ₄																	
F ₅																	
F ₆																	
F ₇																	
F ₈																	
PIN NO.		2 0	2 1	2 2	2 3	2 4	2 5	2 6	2 7	1	2	3	4	5	6	7	8
VARIABLE NAME																	

NOTES:

1. The FPGA is shipped with all links intact. Thus a background of entries corresponding to states of virgin links exists in the table, shown BLANK for clarity.
2. Unused Inputs are normally programmed Don't Care (—).
3. Unused Gates can be left blank.

PROGRAM TABLE ENTRIES

INACTIVE	0
I	H
T	L
Don't Care	—

(I)

AND

INACTIVE	0
I	H
T	L
Don't Care	—

(POL.)